

# VLSI Digital Design

## MODULE II


# CMOS LOGIC DESIGN

- 2.1. Switching characteristics review
- 2.2. Delay, logical effort and buffering
- 2.3. Logic structures
- 2.4. Clock strategies

## 2.1 Switching characteristics review

### Time definitions


- *Rising time*  $t_r$ : Transition time between 10% to 90% of the steady-state levels.
- *Falling time*  $t_f$ : Transition time between 90% to 10% of the steady-state levels.
- *Delay*  $t_d$ : Time between crossing the 50% of input signal transition and output signal transition.



## 2.1 Switching characteristics review

### First-order analytic delay model

*Hypothesis: fast ramp (PMOS does not operate)*



$$I_{Dn} = \frac{\beta_n}{2} (V_{GS} - V_{TN})^2 \quad (\text{SATURATION: } V_{DS} \geq V_{GS} - V_{TN})$$

$$I_{Dn} = \beta_n \left[ (V_{GS} - V_{TN})V_{DS} - \frac{V_{DS}^2}{2} \right] \quad (\text{OHMIC: } V_{DS} \leq V_{GS} - V_{TN})$$

Falling time:

$$C_L \frac{dV_{out}}{dt} + i_D = 0; \quad t_f = \int_{0.1V_{DD}}^{0.9V_{DD}} \frac{C_L}{i_D} dV_{out}$$

- Saturation region

$$t_{f1} = \frac{2C_L}{\beta_n (V_{DD} - V_{TN})^2} \int_{V_{DD} - V_{TN}}^{0.9V_{DD}} dV_{out} = \frac{2C_L (V_{TN} - 0.1V_{DD})}{\beta_n (V_{DD} - V_{TN})^2}$$

- Ohmic region

$$t_{f2} = \frac{C_L}{\beta_n (V_{DD} - V_{TN})} \int_{0.1V_{DD}}^{V_{DD} - V_{TN}} \frac{dV_{out}}{V_{out} - \frac{V_{out}^2}{2(V_{DD} - V_{TN})}}$$

$$t_{f2} = \frac{C_L}{\beta_n (V_{DD} - V_{TN})} \ln \left( \frac{19V_{DD} - 20V_{TN}}{V_{DD}} \right)$$

## 2.1 Switching characteristics review

Equating  $n = \frac{V_{TN}}{V_{DD}}$  and adding  $t_{f1}$  and  $t_{f2}$ ,

$$t_f = t_{f1} + t_{f2} = \frac{2C_L}{\beta_n V_{DD}} \left[ \left( \frac{n-0.1}{(1-n)^2} \right) + \frac{1}{2(1-n)} \ln(19-20n) \right]$$

we obtain:

$$t_f = k_n \frac{C_L}{\beta_n V_{DD}}$$

where  $k_n = f(n) = \frac{1}{(1-n)} \left[ \frac{2(n-0.1)}{1-n} + \ln(19-20n) \right]$

Typically takes values between 3 and 5.

Rising time (dual analysis):

$$t_r = k_p \frac{C_L}{\beta_p V_{DD}}$$

$$\text{Delay: } t_d \equiv \frac{t_{dr} + t_{df}}{2} \cong \frac{\frac{t_r}{2} + \frac{t_f}{2}}{2} = \frac{t_r + t_f}{4}$$

for  $\beta_p = \beta_n$  i  $V_{TN} = |V_{TP}|$ ,

$$t_d = k \frac{C_L}{\beta V_{DD}}$$

Assuming a single inverter load identical to the driver:

$$C_L = 2C'_{OX} \cdot W \cdot L$$

Taking into account that  $\beta = \mu C'_{OX} \frac{W}{L}$
















It results:

$$t_{d1} = 2k \frac{L^2}{\mu \cdot V_{DD}}$$

# 2.1 Switching characteristics review

## Delay in CMOS gates

	NOR	NAND
PMOS	SERIES	PARALLEL
NMOS	PARALLEL	SERIES






**NAND gates are preferred than NOR ones**

## 2.1 Switching characteristics review

Example:  
8-input AND  
loaded with  
 $C_L = 1 \text{ pF}$

Circuit	Delay of stage 1	Delay of stage 2	Delay of stage 3	Delay of stage 4	Total delay
(a) 18 TRT	2.82 ns NAND8 Fall	3.37 ns INV Rise	-	-	6.2 ns (6.5 ns SPICE)
(b) 20 TRT	0.88 ns NAND4 Fall	4.36 ns NOR2 Rise	-	-	5.24 ns (5.26 ns SPICE)
(c) 30 TRT	0.31 NAND2 Fall	0.4 ns NOR2 Rise	0.32 ns NAND2 Fall	2.17 ns INV Rise	3.19 ns (3.46 ns SPICE)




**Delay-area tradeoff (number of transistors)**  
**For speed  $\Rightarrow$  Reduce number of series devices!**

## 2.1 Switching characteristics review

Delay comparison (simulation)

Models of an industrial 1- $\mu\text{m}$  CMOS technology




## 2.2 Delay, logical effort and buffering

### Gate-level delay modeling in CMOS technology

#### 2.2.1 Definitions

➤ **Unit inverter buffer:**




$r$ : Aspect ratio

Ideally  $r = \frac{\mu_n}{\mu_p}$

(Typical value:  $r = 2$ )


$$W_{min} \equiv L_{min} \equiv 1$$

➤ **Input capacitance (unit inverter):**




$$C_{IN} = C_1 \equiv 1$$

➤ **Absolute Fanout:** Unit load addition  
(1 load = 1 unit inverter)



➤ **Relative fanout:** Absolute fanout and input capacitance ratio




$$f = \frac{F}{C_{IN}}$$



## 2.2 Delay, logical effort and buffering

### ➤ Output resistance and parasitic capacitance



$$\left. \begin{aligned} R_{OUT} &= R_0(V_{IN}) \frac{L}{W} \\ C_{IN} &= (r+1) \cdot C'_{OX} \cdot W \cdot L \\ C_P &= (r+1) \cdot C_{D0} \cdot W \end{aligned} \right\}$$

$$\tau_{inv} = R_{OUT} \cdot C_{IN} = (r+1)R_0 \cdot C'_{OX} \cdot L^2$$

$\tau_{inv}$ : Technological constant.  
Independent of W!


$$\text{If } L = L_{min} = 1 \Rightarrow \tau_{inv} = (r+1)R_0 \cdot C'_{OX}$$

$C_P$ : Parasitic capacitance  
 $R_0$ : Minimum transistor resistance  
 $C'_{ox}$ : Oxide capacitance/area  
 $C_{D0}$ : MOS drain capacitance/width

## 2.2 Delay, logical effort and buffering

### ➤ Delay estimation with time constants

$$\tau_d = R_{OUT} \cdot F + R_{OUT} \cdot C_P + \tau_q$$




$\tau_q$ : Extra delay due to

- Internal parasitic capacitances
- Input signal slew-rate
- MOS subthreshold voltage ( $V_T$ )

Delay  $t_d$  (50 % crossing) is proportional to the time constant  $\tau_d$ :

$$t_d = k_1 \tau_d = t_e + t_p \quad \text{where } k_1 = \ln 2$$



$$t_e = k_1 R_{OUT} C_{IN} \frac{F}{C_{IN}} = t_{e1} f$$

, where

$$t_p = k_1 (R_{OUT} C_P + \tau_q)$$

$$f \equiv \frac{F}{C_{IN}}$$

Relative fanout

$$t_{e1} \equiv k_1 \cdot \tau_{inv}$$

Unit effort delay

## 2.2 Delay, logical effort and buffering

➤ **Total delay ( $t_d$ ):**

$$t_d = t_e + t_p = t_{e1}f + t_p$$

➤ **Parasitic delay ( $t_p$ ):** Signal propagation inside the gate (without load).


$$t_p = k_1(R_{OUT}C_P + \tau_q)$$

➤ **Effort delay ( $t_e$ ):** Produced by the load (relative fanout)

$$t_e = t_{e1}f$$

$$t_{e1} = k_1\tau_{inv}$$

$$f \equiv \frac{F}{C_{IN}}$$




## 2.2 Delay, logical effort and buffering

### 2.2.2 Logical effort

Logic gate delay increase factor compared to a unit inverter

$$g \equiv \frac{R_{OUT} C_{IN}}{\tau_{inv}}$$

For an inverter with  $L = L_{min}$  and arbitrary  $W$ :




$$g \equiv \frac{\tau_{inv}}{\tau_{unit\ inv}}$$

$$g = \frac{R_0 \frac{L_{min}}{W} (r+1) C'_{OX} W L_{min}}{R_0 \frac{L_{min}}{W_{min}} (r+1) C'_{OX} W_{min} L_{min}} = 1$$

Logical effort is 1 because  $W$  cancels out.

Logical effort calculation example:  
2-input NAND gate.



- a)  $R_{OUT}$  is made equal to the inverter's
- b) A single-input  $C_{IN}$  is calculated

$$g = \frac{R_{OUT} C_{IN}}{\tau_{inv}} = \frac{R_0 \cdot (r+2) \cdot C'_{OX}}{R_0 \cdot (r+1) \cdot C'_{OX}} = \frac{r+2}{r+1}$$

E.g., for  $r = 2$ ,  $g = \frac{4}{3}$

## 2.2 Delay, logical effort and buffering

- Logical effort delay is an effort delay
- Non-minimum W transistors increase parasitic delay proportionally


Modified  $t_d$  expression including logical effort:

$$t_d = t_{e1} \cdot f \cdot g + t_p$$

Comparative delays for an inverter and for a 2-input NAND gate:

$$g_{\text{NAND2}} = 4/3$$

$$t_{p\text{NAND2}} = 2 \cdot t_{p\text{INV}}$$




## 2.2 Delay, logical effort and buffering

### 2.2.3. Buffering

➤ Slow edge issue

- Combined with different threshold gates it produces skew
- **Clock skew**  $\Rightarrow$  data captured at different times




Buffering strategies reduce skew and clock propagation delay.

## 2.2 Delay, logical effort and buffering

Classes of buffering:

1. Geometric. Inverters are progressively scaled to adapt the driver to the load.


Example:  $F = 27$ ,  $t_p = t_{e1} = 1$



Without buffering:  $t_d = 1 + 27 * 1 = 28$

With buffering:  $t_d = 1 + 3 * 1 + 1 + 3 * 1 + 1 + 3 * 1 = 12$

2. Tree. The same calculation method is applied,  
But output nodes are separated and  
distributed to different parts of the circuit.




## 2.2 Delay, logical effort and buffering

Theoretically optimal relative fanout (for  $t_d$  minimum and considering only effort delay):

$$t_d = n \times (f \times t_{e1})$$

For constant  $f$ , it can be related with  $n$  (stage number):




$$f = n \sqrt[n]{\frac{C_L}{C_1}}$$

$$\frac{\partial t_d}{\partial f} = 0 \Rightarrow f = e = 2.718 \dots$$

If parasitic delays are accounted, the equation has no analytic solution

Numerical solution:








## 2.3 Logic structures

### 2.3.1 Complementary (static) CMOS design

- Robust
- Good noise immunity
- Fast design (standard cells)
- Series-parallel duality in PMOS-NMOS networks
- $2n$  transistors for  $n$  inputs
- Dynamic power:  $P_d = C_L \cdot f \cdot V_{DD}^2$



## 2.3 Logic structures



OR-NAND  
COMPOUND GATE

alternative logic  
to improve speed,  
area or power



Ratioed logic



Dynamic  
logic

Transmission  
gates

## 2.3 Logic structures


### 2.3.2 Pseudo-NMOS Logic

- Single PMOS transistor
- $\beta_n/\beta_p$  Ratioed logic
- Advantages
  - Area:  $n + 1$  transistors
  - Reduced capacitive load
- Drawbacks
  - PMOS Reduced gain for good noise margin
  - Slow rise time
  - Static power dissipation for output *LOW*



## 2.3 Logic structures


Output-low simulation for several NMOS transistor channel width values



## 2.3 Logic structures



### 2.3.3 Dynamic CMOS logic

- Area occupancy :  $n + 2$  transistors for  $n$  inputs
- Operates with clock
- Input capacitance: same as pseudo-NMOS
- Input capacitance stores the electric charge.
- Drawbacks:
  - Inputs must be fixed during evaluation phase
  - Gates cannot be directly cascaded




CK = 0

CK = 1





## 2.3 Logic structures

Example:





Erroneous design : Direct cascade connection



## 2.3 Logic structures

### Domino CMOS logic


- Two phases : Precharge and evaluation
- An output inverter is added
- Area:  $n + 4$  transistors for  $n$  inputs
- Can be cascaded



- Each stage produces evaluation of next one (domino)
- Precharge ( $CK = 0$ ):
  - $y = 0 \Rightarrow$  following NMOS blocks OFF
- Evaluation ( $CK = 1$ ):
  - Output is conditionally discharged
  - Only one transition  $0 \rightarrow 1$
- Total stage delay must be lower than clock evaluation time.
- Limitations
  - Output buffer is always necessary
  - Only non-inverting logic is possible
  - Charge redistribution
  - Floating nodes

## 2.3 Logic structures

### Charge redistribution effect



For  $x_1 \dots x_{n-1} = 1, x_n = 0$ , assuming  $V_{C_1} \dots V_{C_n} = 0$  V, during the evaluation phase,

$$\left. \begin{aligned} Q^- &= C_G \cdot V_{DD} \\ Q^+ &= (C_G + \sum_{i=1}^n C_i) \cdot V_a \end{aligned} \right\} V_a = \frac{C_G}{C_G + \sum_{i=1}^n C_i} V_{DD}$$

Numerical example :

For  $n = 6; C_G = 3 C_1 = \dots = 3 C_n$

$$V_a = \frac{V_{DD}}{3}$$






## 2.3 Logic structures

---

- Static domino logic version :





- Fixing  $CK = 1$ 
  - Static operation (at low frequency)
  - Pseudo-NMOS (slow pull-up)
- Dynamic operation
  - Extra pull-up current
  - Introduces extra parasitic capacitance (pull-up drain).

## 2.3 Logic structures

### NP domino logic (or Zipper)

- Alternates N and P blocks.
- Alternates 1 and 0 precharging.
- Simultaneous precharge in all blocks
- Simultaneous evaluation in all blocks
- Area:  $n + 2$  transistors for  $n$  inputs




## 2.3 Logic structures

### Domino connections

Options:


- Alternating N and P blocks
- Inverter insertion between equal-type blocks



## 2.3 Logic structures


### Clocked CMOS logic (C<sup>2</sup>MOS)

- Application: latches in synchronized structures
- Input capacitance: The same as static CMOS
- Area:  $2n + 2$  transistors for  $n$  inputs
- An extra series transistor: slow




Example:

C<sup>2</sup>MOS tri-state inverter buffer




## 2.3 Logic structures

### 2.3.4 Pass-transistor logic



- Multiplexer direct implementation
- Based on Boolean function expansion :

$$f(a_1, \dots, a_i, \dots, a_n) = \bar{a}_i f(a_1, \dots, 0, \dots, a_n) + a_i f(a_1, \dots, 1, \dots, a_n)$$




## 2.3 Logic structures

- Transistors as switches:


### NMOS switch

- Good propagation of low level




### PMOS switch

- Good propagation of high level




### Complementary switch:

- Good propagation of both levels



- Symbol:



## 2.3 Logic structures

### Example: XNOR gate

a	b	$\overline{(a \oplus b)}$	Pass signals
0	0	1	$\overline{a} \text{ ó } \overline{b} \text{ ó } 1$
0	1	0	$a \text{ ó } \overline{b} \text{ ó } 0$
1	0	0	$\overline{a} \text{ ó } b \text{ ó } 0$
1	1	1	$a \text{ ó } b \text{ ó } 1$

Karnaugh map :


		a	
		0	1
b	0	$\overline{a}$ 1	$\overline{a}$ 0
	1	$a$ 0	$a$ 1

$$y = \overline{a}(\overline{b}) + a(b)$$

control signal (pass signal )


### NMOS implementation

- Slow rising time



### Complementary implementation

- Shorter rising time
- Longer falling time
- P pass function dual to N
- Good logic level's
- Major area
- For pass signals fixed to 0(1)  $\Rightarrow$  Only N(P)MOS transistors needed






## 2.3 Logic structures

### Implementation with pull-up


Dynamic version :

- It is not necessary to guarantee 1-terms (Z is enough)




Static version :

- Weak PMOS is necessary
- 1-terms must be guaranteed



### Crossed implementation




- $\bar{a}$ ,  $\bar{b}$  are not required
- Pass and control signals are combined
- Drawback:  $a = b = 1$  (NMOS propagating 1)

		a	
		0	1
b	0	$\bar{a}$ 1 $\bar{b}$	$\bar{a}$ 0 $b$
	1	$a$ 0 $\bar{b}$	$a$ 1 $b$

## 2.3 Logic structures


### Hybrid implementation pass transistors / transmission gate



- Only 6 transistors including b inverter
- Output connected to appropriate pass transistor

		a	
		0	1
b	0	$\bar{a}$ 1 <span style="border: 1px dashed black; padding: 2px;"><math>\bar{b}</math></span>	$\bar{a}$ 0 <span style="border: 1px dashed black; padding: 2px;">b</span>
	1	<span style="border: 1px dashed black; padding: 2px;">a</span> 0 $\bar{b}$	<span style="border: 1px dashed black; padding: 2px;">a</span> 1 b

### XNOR Static implementation




- 10 transistors are required


## 2.3 Logic structures

### 2.3.5 Cascade Voltage Switch Logic (CVSL)

- Differential logic (the signal and its complement)
- Basic gate:




- Example: 4-input XOR




## 2.3 Logic structures

### 2.3.6 Folded Source-Coupled Logic (FSCL)

- Low digital noise differential logic
- Constant current, independent on transitions



Example: AND/NAND Gate




## 2.4 Clock strategies

### 2.4.1 Clock in logic systems


**Finite State Machine (FSM):**

**Control Unit**




**Pipeline System:**

**Datapath**




### Timing

#### a) Register-based pipeline




#### b) Latch-based pipeline

Logic embedded within master & slave




### Latch or flip-flop time parameters

- Setup time
- Hold time
- Propagation delay



## 2.4 Clock strategies

### Setup and hold time requirements





### Clock strategy classes:


- Single-phase
- 2-phase
- 4-phase

### 2.4.2. Single-phase clock


#### 2.4.2.1 Memory structures

##### Pseudo-static latch (level active)

Functional diagram




Transmission gate implementation




## 2.4 Clock strategies


### D-flipflop (edge active)



### *D-flipflop operation*




### Simplified D-latch



#### Drawbacks

- Transition power
- Non-minimal transistors
- Ratioed logic


### Latch implementation using tri-state inverters (C<sup>2</sup>MOS)




## 2.4 Clock strategies

### 2.4.2.2 Single-phase clock limitations


CK and  $\overline{\text{CK}}$  overlapping



For example, in D-flipflop:



Delay equalizing:




Dimension tuning by simulation.  
Routing delay also has to be tuned!


### 2.4.2.3 Dynamic flipflops

- Feedback can be suppressed for dynamic operation
- MOS gate parasitic capacitance stores the state

Dynamic latch :



Dynamic flipflop :




- Very small  $\overline{D} \rightarrow Q$  delay (especially in shift registers)


## 2.4 Clock strategies

**CK and  $\overline{\text{CK}}$  overlapping ( $\text{CK} = \overline{\text{CK}}$ )**

a) Transmission-gate flipflop




b) C<sup>2</sup>MOS flipflop



## 2.4 Clock strategies

### a) Transmission-gate flipflop







## 2.4 Clock strategies

### b) C<sup>2</sup>MOS flipflop

CK = 1




CK = 0




## 2.4 Clock strategies

### 2.4.2.4 Single-phase dynamic timing





## 2.4 Clock strategies


### TSPC (*True Single Phase Clock*) logic



N Latch



P Latch




## 2.4 Clock strategies

### 2.4.2.5 Example: ALPHA microprocessor (DEC)

- 64-bit RISC processor
- High-speed
- Dynamic logic without inverted CK

Correct operation for fast clock edges:

$$t_r, t_f \leq 1.0 \text{ ns}$$



Maximum delay time to refresh dynamic logic.

Example:





- Drain and source reverse PN-junction leakage current  $< 1 \text{ nA}$  (worst case)
- Gate capacitance  $< 20 \text{ fF}$
- Discharge voltage:  $5 \text{ V}$

$$\Delta t = C \frac{(\Delta V)}{(\Delta i)} = 100 \mu s$$

It is discouraged to leave unrefreshed dynamic nodes, since intermediate voltage values produce important currents in gates whose inputs are connected to that nodes.

## 2.4 Clock strategies

Latches:




## 2.4 Clock strategies

### 2.4.2.6 Dynamic logic with single-phase clock


NP CMOS (Zipper) logic example.

*Pipeline:*


Precharge and evaluation blocks are interleaved.



Implementation:



## 2.4 Clock strategies



Problems:

- Clock skew
- Combination with static logic: Any glitch has to be prevented since it could accidentally discharge a precharged node.


## 2.4 Clock strategies

### 2.4.3 2-phase clock



Eliminates the single phase clock overlapping problem.

Still overlapping could appear due to:

- Skew
- Slow rising/falling time



2-phase generation from CK signal:







## 2.4 Clock strategies

### 2.4.3.1 Memory structures

Single-phase structures can be applied:




Disadvantage: four clock line distribution.



Solution: Use only NMOS pass transistors


Problems:

- High (1) Level to  $V_{DD} - V_{TN}$
- Noise margin reduction
- Possible static power consumption



Improvements:


- To increase switch  $V_{ON}$
- Charge bombs
- To add a weak PMOS (at the cost of increasing delay)



## 2.4 Clock strategies


### 2.4.3.2 Two-phase dynamic logic structures

Example: domino logic :



•Phase 1 stage

•Phase 2 stage





**Only transmission gates are required for latches**

### 2.4.4 4-phase clock

Advantages: Simple and robust


Disadvantage: Clock signals distribution

#### 2.4.4.1 4-phase memory structures





## 2.4 Clock strategies

Charge redistribution elimination (**a** and **b** nodes):




### 2.4.4.2 Logic structures



- $\Phi 1$ : **PY** precharge
- $\Phi 2$ : **Y** precharge
- $\Phi 3$ : **Y** evaluation
- $\Phi 4$ : **Y** hold

Phase connection compatibility:




## 2.4 Clock strategies

---

4-phase clock became popular at the VLSI beginning.

- In some cases the required lines are the same as in 2-phase.
- Ratioless circuits  $\Rightarrow$  Very regular layout
- Synchronization strategy:

Speed inefficient (some phases are not used to their limit)



### 2.4.5 Recommended clock strategy

- Static logic with single-phase clock: Low-cost and automated design (in many cases it is the only option with automated synthesis tools).
- Dynamic logic with 2-phase clock: Increase speed. Robust.
- Dynamic logic with single-phase clock : Maximum performance. Clock is critical.
- Dynamic Logic with 4-phase clock: Rarely used.