VLSI Digital Design

MODULE II CMOS LOGIC DESIGN

2.1. Switching characteristics review

2.2. Delay, logical effort and buffering

2.3. Logic structures

2.4. Clock strategies

2.1 Switching characteristics review

Time definitions

- •*Rising time* **t**_r: Transition time between 10% to 90% of the steady-state levels.
- Falling time t_f : Transition time between 90% to 10% of the steady-state levels.
- *Delay* $\mathbf{t}_{\mathbf{d}}$: Time between crossing the 50% of input signal transition and output signal transition.



First-order analytic delay model



Equating
$$n = \frac{V_{TN}}{V_{DD}}$$
 and adding t_{f1} and t_{f2} ,
 $t_f = t_{f1} + t_{f2} = \frac{2C_L}{\beta_n V_{DD}} \left[\left(\frac{n - 0.1}{(1 - n)^2} \right) + \frac{1}{2(1 - n)} \ln(19 - 20n) \right]$

we obtain:

$$\left(t_f = k_n \frac{C_L}{\beta_n V_{DD}}\right)$$

where
$$k_n = f(n) = \frac{1}{(1-n)} \left[\frac{2(n-0.1)}{1-n} + \ln(19-20n) \right]$$

Typically takes values between 3 and 5.

Rising time (dual analysis):

$$t_r = k_p \frac{C_L}{\beta_p V_{DD}}$$

Delay: $t_{d} \equiv \frac{t_{dr} + t_{df}}{2} \cong \frac{\frac{t_{r}}{2} + \frac{t_{f}}{2}}{2} = \frac{t_{r} + t_{f}}{4}$ for $\beta_{p} = \beta_{n} i V_{TN} = |V_{TP}|,$ $\boxed{t_{d} = k \frac{C_{L}}{\beta V_{DD}}}$

Assuming a single inverter load identical to the driver:

 $C_L = 2C'_{OX} \cdot W \cdot L$ Taking into account that $\beta = \mu C'_{OX} \frac{W}{L}$

It results:
$$t_{d1} = 2k \frac{L^2}{\mu \cdot V_{DD}}$$

Delay in CMOS gates



2.1 Switching characteristics review

Example: 8-input AND	Circuit	Delay of stage 1	Delay of stage 2	Delay of stage 3	Delay of stage 4	Total delay
loaded with $C_r = 1 \text{ pF}$	(a) 18 TRT	2.82 ns NAND8	3.37 ns INV	-	-	6.2 ns (6.5 ns
		Fall	Rise			SPICE)
	(b) 20 TRT	0.88 ns NAND4 Fall	4.36 ns NOR2 Rise	-	-	5.24 ns (5.26 ns SPICE)
	(c) 30 TRT	0.31 NAND2 Fall	0.4 ns NOR2 Rise	0.32 ns NAND2 Fall	2.17 ns INV Rise	3.19 ns (3.46 ns SPICE)
$ \begin{array}{c} 18 \text{ transistors} \\ \hline \\ (a) \end{array} \begin{array}{c} 20 \text{ transistors} \\ \hline \\ 0 \end{array} \begin{array}{c} 20 \text{ transistors} \\ \hline \\ 0 \end{array} \begin{array}{c} 30 \text{ transistors} \\ \hline \\ 0 \end{array} \begin{array}{c} 0 \end{array} \end{array} $						
Delay-area tradeoff (n For speed ⇒ Reduce r)o (c)	Ī		

Delay comparison (simulation) Models of an industrial 1-µm CMOS technology



2.2 Delay, logical effort and buffering

Gate-level delay modeling in CMOS technology

2.2.1 Definitions

> Unit inverter buffer:



Input capacitance (unit inverter):



Absolute Fanout: Unit load addition (1 load = 1 unit inverter)



Relative fanout: Absolute fanout and input capacitance ratio





Output resistance and parasitic capacitance

> Delay estimation with time constants



 τ_{q} : Extra delay due to

- Internal parasitic capacitances
- Input signal slew-rate
- MOS subthreshold voltage (V_T)

Delay t_d (50 % crossing) is proportional to the time constant τ_d :



>Total delay (t_d) :

$$t_d = t_e + t_p = t_{e1}f + t_p$$

> Parasitic delay(t_p): Signal propagation inside the gate (without load).

$$\left[t_p = k_1 (R_{OUT} C_P + \tau_q)\right]$$

Effort delay (t_e): Produced by the load (relative fanout)

$$t_e = t_{e1} f$$

$$t_{e1} = k_1 \tau_{inv}$$
$$f \equiv \frac{F}{C_{IN}}$$



2.2.2 Logical effort

Logic gate delay increase factor compared to a unit inverter

$$g \equiv \frac{R_{OUT}C_{IN}}{\tau_{inv}}$$

For an inverter with $L = L_{min}$ and arbitrary W:



Logical effort is 1 because W cancels out.

Logical effort calculation example: 2-input NAND gate.



a) R_{OUT} is made equal to the inverter's b) A single-input C_{IN} is calculated $g = \frac{R_{OUT}C_{IN}}{\tau_{inv}} = \frac{R_0 \cdot (r+2) \cdot C'_{OX}}{R_0 \cdot (r+1) \cdot C'_{OX}} = \frac{r+2}{r+1}$ E.g., for r = 2, $g = \frac{4}{3}$

- Logical effort delay is an effort delay
- Non-minimum W transistors increase parasitic delay proportionally

Modified t_d expression including logical effort:

$$t_d = t_{e1} \cdot f \cdot g + t_p$$

Comparative delays for an inverter and for a 2-input NAND gate:

 $g_{\text{NAND2}} = 4/3$ $t_{\text{pNAND2}} = 2 \cdot t_{\text{pINV}}$



2.2.3. Buffering

- ➢ Slow edge issue
 - Combined with different threshold gates it produces skew
 - Clock skew ⇒ data captured at different times



Buffering strategies reduce skew and clock propagation delay.

Classes of buffering:

1. Geometric. Inverters are progressively scaled to adapt the driver to the load. Example: F = 27, $t_p = t_{e1} = 1$



Without buffering: $t_d = 1 + 27 * 1 = 28$ With buffering: $t_d = 1 + 3 * 1 + 1 + 3 * 1 + 1 + 3 * 1 = 12$

2. Tree. The same calculation method is applied, But output nodes are separated and distributed to different parts of the circuit.



Theoretically optimal relative fanout (for t_d minimum and considering only effort delay):

 $t_d = n \times (f \times t_{e1})$

effort If parasitic delays are accounted, the equation has no analytic solution







2.3 Logic structures

2.3.1 Complementary (static) CMOS design

- Robust
- Good noise immunity
- Fast design (standard cells)
- Series-parallel duality in PMOS-NMOS networks
- 2*n* transistors for *n* inputs





2.3.2 Pseudo-NMOS Logic

- •Single PMOS transistor
- $\beta n/\beta p$ Ratioed logic
- •Advantages
 - •Area: n + 1 transistors
 - •Reduced capacitive load
- •Drawbacks
 - •PMOS Reduced gain for good noise margin
 - •Slow rise time
 - Static power dissipation for output *LOW*



Current-limited pseudo-NMOS



2.3 Logic structures

2.3.3 Dynamic CMOS logic

- •Area occupancy : n + 2 transistors for *n* inputs
- •Operates with clock
- •Input capacitance: same as pseudo-NMOS
- •Input capacitance stores the electric charge.
- •Drawbacks:
 - Inputs must be fixed during evaluation phase
 - Gates cannot be directly cascaded



2.3 Logic structures



Example:

Domino CMOS logic

- Two phases : Precharge and evaluation
- An output inverter is added
- Area: *n* + 4 transistors for *n* inputs
- Can be cascaded



CKPrechargeEvaluation
$$y = 0$$
 $y = f(X)$

- •Each stage produces evaluation of next one (domino)
- •Precharge (CK = 0): • $y = 0 \implies$ following NMOS blocks OFF
- •Evaluation (CK = 1):
 - Output is conditionally discharged
 - •Only one transition $0 \rightarrow 1$
- •Total stage delay must be lower than clock evaluation time.
- •Limitations
 - •Output buffer is always necessary
 - •Only non-inverting logic Is possible
 - •Charge redistribution
 - Floating nodes

Charge redistribution effect

СК \mathbf{X}_1 C_2 \mathbf{x}_2 C₃ x_n

V

For $x_{1}..x_{n-1} = 1$, $x_n = 0$, assuming $V_{C1}...V_{Cn} = 0$ V, during the evaluation phase,

$$\begin{array}{c} \mathbf{Q}^{-} = \mathbf{C}_{\mathrm{G}} \cdot \mathbf{V}_{\mathrm{DD}} \\ \mathbf{Q}^{+} = (\mathbf{C}_{\mathrm{G}} + \sum_{i=1}^{n} \mathbf{C}_{i}) \cdot \mathbf{V}_{\mathrm{a}} \end{array} \right\} \quad V_{a} = \frac{C_{G}}{C_{G} + \sum_{i=1}^{n} C_{i}} V_{DD}$$

Numerical example : For n = 6; $C_G = 3 C_1 = ... = 3 C_n$

$$V_a = \frac{V_{DD}}{3}$$

Reducing charge redistribution: Precharge transistors



•Static domino logic version :



- Fixing CK = 1
 - Static operation (at low frequency)
 - •Pseudo-NMOS (slow pull-up)

•Dynamic operation

- Extra pull-up current
- Introduces extra parasitic capacitance (pull-up drain).

2.3 Logic structures

NP domino logic (or Zipper)

- Alternates N and P blocks.
- Alternates *1* and *0* precharging.
- Simultaneous precharge in all blocks
- Simultaneous evaluation in all blocks
- Area: *n* + 2 transistors for *n* inputs





2.3 Logic structures

Domino connections

Options:

•Alternating N and P blocks

•Inverter insertion between equal-type blocks



Clocked CMOS logic (C²MOS)

- Application: latches in synchronized structures
- Input capacitance: The same as static CMOS
- Area: 2n + 2 transistors for *n* inputs
- An extra series transistor: slow



2.3.4 Pass-transistor logic

1



- Multiplexer direct implementation
- Based on Boolean function expansion :

$$f(a_1,...,a_i,...,a_n) = \overline{a_i}f(a_1,...,0,...,a_n) + a_if(a_1,...,1,...,a_n)$$

$$f(...0...) = 0$$

$$f(...1...) = 1$$

$$f(...1...) = 1$$

2.3 Logic structures

•Transistors as switches:

NMOS switch

• Good propagation of low level

$$V_{DD}$$

$$A \xrightarrow{-} B$$

$$0 \rightarrow 0$$

$$V_{DD} \rightarrow V_{DD}$$

$$V_{TN}$$

PMOS switch

• Good propagation of high level

 $\begin{array}{c}
0 \\
 \underline{} \\
A \\
 \hline \\
 0 \\
 0 \\
 0 \\
 0 \\
 V_{\text{DD}} \\
 V_{\text{DD}} \\
 \end{array} B$

Complementary switch:

• Symbol:

• Good propagation of both levels



b

b

Example: XNOR gate

a	b	$\overline{(a \oplus b)}$	Pass signals
0 0 1 1	0 1 0 1	1 0 0 1	a ó b ó 1 a ó b ó 0 a ó b ó 0 a ó b ó 0 a ó b ó 1

Karnaugh map :



NMOS implementation

• Slow rising time



a

a

Complementary implementation

- Shorter rising time
- Longer falling time
- P pass function dual to N
- Good logic level's
- Major area
- For pass signals fixed to 0(1) ⇒ Only N(P)MOS transistors needed

У

Implementation with pull-up

Dynamic version :

• It is not necessary to guarantee 1-terms (Z is enough)



Static version :

- •Weak PMOS is necessary
- 1-terms must be guaranteed



Crossed implementation





Hybrid implementation pass transistors / transmission gate



•Only 6 transistors including b inverter

• Output connected to appropriate pass transistor



XNOR Static implementation



•10 transistors are required

- 2.3.5 Cascade Voltage Switch Logic (CVSL)
- Differential logic (the signal and its complement)
- Basic gate:



• Example: 4-input XOR



2.3.6 Folded Source-Coupled Logic (FSCL)

- Low digital noise differential logic
- Constant current, independent on transitions



Example: AND/NAND Gate



2.4 Clock strategies

2.4.1 Clock in logic systems



Timing

a) Register-based pipeline



Latch or flip-flop time parameters

- Setup time
- Hold time
- Propagation delay







Clock strategy classes:

- Single-phase
- 2-phase
- 4-phase

2.4.2. Single-phase clock

2.4.2.1 Memory structures

Pseudo-static *latch* (level active)

Functional diagram

Transmission gate implementation



D-*flipflop* (edge active)





D-flipflop operation



Simplified D-latch



Drawbacks

- Transition power
- Non-minimal transistors
- Ratioed logic

Latch implementation using tri-state inverters (C²MOS)





2.4.2.3 Dynamic flipflops

- Feedback can be suppressed for dynamic operation
- MOS gate parasitic capacitance stores the state

Dynamic latch :



Dynamic flipflop :



• Very small $D \rightarrow Q$ delay (especially in shift registers)

CK and \overline{CK} overlapping (CK = \overline{CK})







2.4 Clock strategies



b) C²MOS flipflop

CK = 1





2.4.2.4 Single-phase dynamic timing



TSPC (*True Single Phase Clock*) logic







P Latch



2.4.2.5 Example: ALPHA microprocessor (DEC)

- 64-bit RISC processor
- High-speed
- Dynamic logic without inverted CK



Correct operation for fast clock edges:

 $t_r, t_f \le 1.0 \text{ ns}$

Maximum delay time to refresh dynamic logic. Example:

- Drain and source reverse PN-junction leakage current < 1 nA (worst case)
- Gate capacitance < 20 fF

Discharge voltage: 5 V

$$\Delta t = C \frac{(\Delta V)}{(\Delta i)} = 100 \mu s$$

It is discouraged to leave unrefreshed dynamic nodes, since intermediate voltage values produce important currents in gates whose inputs are connected to that nodes.

2.4 Clock strategies

Latchs:



2.4.2.6 Dynamic logic with single-phase clock





Problems:

- Clock skew
- Combination with static logic: Any glitch has to be prevented since it could accidentally discharge a precharged node.

2.4.3 2-phase clock

Eliminates the single phase clock overlapping problem.

Still overlapping could appear due to:

- Skew
- Slow rising/falling time



2-phase generation from CK signal:



2.4.3.1 Memory structures



2.4.3.2 Two-phase dynamic logic structures

Example: domino logic :





• Phase 1 stage

• Phase 2 stage



Only transmission gates are required for latchs

2.4.4 4-phase clock

Advantages: Simple and robust Disadvantage: Clock signals distribution

2.4.4.1 4-phase memory structures





Charge redistribution elimination (**a** and **b** nodes):



2.4.4.2 Logic structures



4-phase clock became popular at the VLSI beginning.

- In some cases the required lines are the same as in 2-phase.
- Ratioless circuits ⇒ Very regular layout
- Synchronization strategy: Speed inefficient (some phases are not used to their limit)



2.4.5 Recommended clock strategy

- Static logic with single-phase clock: Low-cost and automated design (in many cases it is the only option with automated synthesis tools).
- Dynamic logic with 2-phase clock: Increase speed. Robust.
- Dynamic logic with single-phase clock : Maximum performance. Clock is critical.
- Dynamic Logic with 4-phase clock: Rarely used.