VLSI Digital Design

MODULE II CMOS LOGIC DESIGN

- 2.1. Switching characteristics review
- 2.2. Delay, logical effort and buffering
- 2.3. Logic structures
- 2.4. Clock strategies

2.1 Switching characteristics review

Time definitions

- •*Rising time* **t**_r: Transition time between 10% to 90% of the steady-state levels.
- •*Falling time* **t**_{**f**}: Transition time between 90% to 10% of the steady-state levels.
- •*Delay* **t**_d: Time between crossing the 50% of input signal transition and output signal transition.

First-order analytic delay model

Equating
$$
n = \frac{V_{TN}}{V_{DD}}
$$
 and adding t_{f1} and t_{f2} ,
\n
$$
t_f = t_{f1} + t_{f2} = \frac{2C_L}{\beta_n V_{DD}} \left[\left(\frac{n - 0.1}{(1 - n)^2} \right) + \frac{1}{2(1 - n)} \ln(19 - 20n) \right]
$$

we obtain:

$$
t_f = k_n \frac{C_L}{\beta_n V_{DD}}
$$

where
$$
k_n = f(n) = \frac{1}{(1-n)} \left[\frac{2(n-0.1)}{1-n} + \ln(19-20n) \right]
$$

Typically takes values between 3 and 5.

Rising time (dual analysis):

$$
t_r = k_p \frac{C_L}{\beta_p V_{DD}}
$$

Delay: $t_d = \frac{t_{dr} + t_{dr}}{2} \approx \frac{Z}{2} = \frac{t_r + t_{dr}}{4}$ for $\beta_p = \beta_n$ i V_{TN} = |V_{TP}|, t. $+$ t 2 2 t 2 t 2 t $_{\text{\tiny{L}}}$ + t $t_{\text{u}} \equiv \frac{t_{\text{dr}} + t_{\text{df}}}{t} \approx \frac{Z}{t_{\text{u}}} \approx \frac{Z}{t_{\text{u}}} = \frac{t_{\text{r}} + t_{\text{f}}}{t}$ r f dr ' **'**df d $=\frac{t_r+1}{t_r+1}$ + ≅ $\equiv \frac{t_{dr} + t_{r}}{t_{r}}$ $t_d = k \frac{C}{A}$ L

DD

Assuming a single inverter load identical to the driver:

 $d - \kappa \frac{\partial V}{\partial V}$

 $=$ K $\frac{1}{\beta}$

*L*Taking into account that $\beta = \mu C_{ox} \frac{W}{I}$ $C_L = 2C'_{OX} \cdot W \cdot L$

It results:
$$
\boxed{t_{d1} = 2k \frac{L^2}{\mu \cdot V_{DD}}}
$$

Delay in CMOS gates

2.1 Switching characteristics review

Delay comparison (simulation) Models of an industrial 1-um CMOS technology

2.2 Delay, logical effort and buffering

Gate-level delay modeling in CMOS technology

2.2.1 Definitions

¾ *Unit inverter buffer***:**

¾ **Input capacitance (unit inverter):**

 \blacktriangleright **Absolute Fanout**: Unit load addition $(1$ load = 1 unit inverter)

 Relative fanout: Absolute fanout and input capacitance ratio

¾ **Output resistance and parasitic capacitance**

¾ **Delay estimation with time constants**

 τ_{q} : Extra delay due to

- Internal parasitic capacitances
- Input signal slew-rate
- MOS subthreshold voltage (V_T)

Delay t_d (50 % crossing) is proportional to the time constant τ_d :

 \blacktriangleright **Total delay** (t_d) :

$$
t_d = t_e + t_p = t_{e1}f + t_p
$$

 \triangleright **Parasitic delay(t_p)**: Signal propagation inside the gate (without load).

$$
\left(t_p = k_1 (R_{OUT} C_p + \tau_q)\right)
$$

 \triangleright **Effort delay** (**t**_e): Produced by the load (relative fanout)

$$
t_e = t_{e1}f
$$

$$
t_{e1} = k_1 \tau_{inv}
$$

$$
f \equiv \frac{F}{C_{IN}}
$$

2.2.2 Logical effort

Logic gate delay increase factor compared to a unit inverter

$$
g \equiv \frac{R_{OUT}C_{IN}}{\tau_{inv}}
$$

For an inverter with $L = L_{min}$ and arbitrary W:

Logical effort is 1 because W cancels out.

Logical effort calculation example: 2-input NAND gate.

a) R_{OUT} is made equal to the inverter's b) A single-input C_{IN} is calculated E.g., for $r = 2$, $(r+2)$ $(r+1) \cdot C_{OX}^{'}$ $r+1$ 2 1 2 $_0 \cdot (r+1) \cdot C'_0$ $_0 \cdot (r+2) \cdot C_0$ + $\frac{(r+2)\cdot C_{OX}}{r+1)\cdot C_{OX}} = \frac{r+1}{r+1}$ $\cdot (r + 2) \cdot$ = = = = = = *r r* $R_0 \cdot (r+1) \cdot C$ $R_{\alpha\mu\tau}C_{\nu\tau}$ $R_{\alpha}(r+2) \cdot C$ *g OXOX inv* OUT \sim *IN* τ *3* $g=\frac{4}{3}$

EE - VDD -P2005

- Logical effort delay is an effort delay
- Non-minimum W transistors increase parasitic delay proportionally

Modified t_d expression including logical effort:

$$
t_d = t_{e1} \cdot f \cdot g + t_p
$$

Comparative delays for an inverter and for a 2-input NAND gate:

 $g_{NAND2} = 4/3$ $t_{pNAND2} = 2 \cdot t_{pINV}$

2.2.3. *Buffering*

- \triangleright Slow edge issue
	- Combined with different threshold gates it produces skew
	- Clock skew \Rightarrow data captured at different times

Buffering strategies reduce skew and clock propagation delay*.*

Classes of buffering:

1. Geometric. Inverters are progressively scaled to adapt the driver to the load. Example: $F = 27$, $t_p = t_{e1} = 1$ $f = 3$

Without buffering: $t_d = 1 + 27 * 1 = 28$ With buffering: $t_d = 1 + 3 * 1 + 1 + 3 * 1 + 1 + 3 * 1 = 12$

2. Tree. The same calculation method is applied, But output nodes are separated and distributed to different parts of the circuit.

Theoretically optimal relative fanout (for t_d) minimum and considering only effort delay):

 $t_{d} = n \times (f \times t_{e1})$

If parasitic delays are accounted, the equation has no analytic solution

2.3 Logic structures

2.3.1 Complementary (static) CMOS design

- Robust
- Good noise immunity
- Fast design (standard cells)
- Series-parallel duality in PMOS-NMOS networks
- *2n* transistors for *ⁿ* inputs

2.3.2 Pseudo-NMOS Logic

- •Single PMOS transistor
- βn/βp Ratioed logic
- •Advantages
	- •Area: *n + 1* transistors
	- •Reduced capacitive load
- •Drawbacks
	- •PMOS Reduced gain for good noise margin
	- •Slow rise time
	- •Static power dissipation for output *LOW*

Current-limited pseudo-NMOS

2.3 Logic structures

2.3.3 Dynamic CMOS logic

- •Area occupancy : $n + 2$ transistors for *n* inputs
- •Operates with clock
- •Input capacitance: same as pseudo-NMOS
- •Input capacitance stores the electric charge.
- •Drawbacks:
	- •Inputs must be fixed during evaluation phase
	- •Gates cannot be directly cascaded

2.3 Logic structures

Example:

Erroneous design : Direct cascade connection

Domino CMOS logic

- Two phases : Precharge and evaluation
- An output inverter is added
- Area: *n + 4* transistors for *ⁿ* inputs
- Can be cascaded

$$
\begin{bmatrix}\nCK & \text{Precharge} & \text{Evaluation} \\
y = 0 & y = f(X)\n\end{bmatrix}
$$

- •Each stage produces evaluation of next one (domino)
- •Precharge $(CK = 0)$: $\cdot y = 0 \implies$ following NMOS blocks OFF
- •Evaluation (*CK = 1*):
	- •Output is conditionally discharged
	- Only one transition $0 \rightarrow 1$
- •Total stage delay must be lower than clock evaluation time.
- •Limitations
	- •Output buffer is always necessary
	- •Only non-inverting logic Is possible
	- •Charge redistribution
	- •Floating nodes

Charge redistribution effect

CK $\rm C_G$ $\rm C^{}_1$ $\emph{\emph{C}}_{2}$ C_3 x_n X_1 x_2 $\rm V_a$

y

For $x_1..x_{n-1} = 1$, $x_n = 0$, assuming $V_{C1}...V_{Cn} = 0$ V, during the evaluation phase,

$$
Q^{+} = (C_{G} + \sum_{i=1}^{n} C_{i}) \cdot V_{a} \} \quad V_{a} = \frac{C_{G}}{C_{G} + \sum_{i=1}^{n} C_{i}} V_{DD}
$$

Numerical example : For $n = 6$; $C_G = 3 C_1 = ... = 3 C_n$

$$
V_a = \frac{V_{DD}}{3}
$$

Reducing charge redistribution: Precharge transistors

•Static domino logic version :

- \cdot Fixing CK = 1
	- •Static operation (at low frequency)
	- •Pseudo-NMOS (slow pull-up)

•Dynamic operation

- •Extra pull-up current
- •Introduces extra parasitic capacitance (pull-up drain).

2.3 Logic structures

NP domino logic (or Zipper)

- Alternates N and P blocks.
- Alternates *1* and *0* precharging.
- Simultaneous precharge in all blocks
- Simultaneous evaluation in all blocks
- Area: *n + 2* transistors for *ⁿ* inputs

2.3 Logic structures

Domino connections

Options:

•Alternating N and P blocks

•Inverter insertion between equal-type blocks

Clocked CMOS logic (C2MOS)

- Application: latches in synchronized structures
- Input capacitance: The same as static CMOS
- Area: *2n + 2* transistors for *ⁿ* inputs
- An extra series transistor: slow

2.3.4 Pass-transistor logic

f

- •Multiplexer direct implementation
- •Based on Boolean function expansion :

$$
f(a_1, ..., a_i, ..., a_n) = \overline{a_i} f(a_1, ..., 0, ..., a_n) + a_i f(a_1, ..., 1, ..., a_n)
$$

\n
$$
f(...0...)
$$
\n
$$
f(...1...)
$$
\n
$$
f(...1...)
$$

2.3 Logic structures

•Transistors as switches:

NMOS switch

• Good propagation of low level

$$
V_{DD}
$$
\n
$$
A \quad \overline{\qquad \qquad } \qquad B
$$
\n
$$
0 \rightarrow 0
$$
\n
$$
V_{DD} \rightarrow V_{DD}
$$
\n
$$
V_{TN}
$$

PMOS switch

• Good propagation of high level

 0 \rightarrow 0 + $|{\mathsf{V}}_{\mathsf{TP}}|$ $\mathsf{V}_{\mathsf{DD}} \,{\rightarrow}\, \mathsf{V}_{\mathsf{DD}}$ 0 $A \perp \perp B$

Complementary switch:

• Symbol:

• Good propagation of both levels

Example: XNOR gate

Karnaugh map :

NMOS implementation

•Slow rising time

a

b

b

a

a

a**Complementary implementation**

- Shorter rising time
- Longer falling time
- P pass function dual to N
- Good logic level's
- Major area
- For pass signals fixed to $0(1) \Rightarrow$ Only N(P)MOS transistors needed

y

Implementation with pull-up

Dynamic version :

•It is not necessary to guarantee 1-terms (Z is enough)

Static version :

- •Weak PMOS is necessary
- •1-terms must be guaranteed

Crossed implementation

Hybrid implementation pass transistors / transmission gate

b •Only 6 transistors including b inverter

•Output connected to appropriate pass transistor

XNOR Static implementation

•10 transistors are required

- **2.3.5 Cascade Voltage Switch Logic (CVSL)**
- Differential logic (the signal and its complement)
- Basic gate:

• Example: 4-input XOR

2.3.6 Folded Source-Coupled Logic (FSCL)

- Low digital noise differential logic
- Constant current, independent on transitions

Example: AND/NAND Gate

2.4 Clock strategies

2.4.1 Clock in logic systems

Timing

a) Register-based pipeline

Latch or flip-flop time parameters

- Setup time
- Hold time
- Propagation delay

Clock strategy classes: Clock strategy classes:

- **Single-phase Single-phase**
- **2-phase 2-phase**
- **4-phase 4-phase**

2.4.2. Single-phase clock

2.4.2.1 Memory structures

Pseudo-static l*atch* **(level active)**

Functional diagram

Transmission gate implementation

2.4 Clock strategies

D*-flipflop* **(edge active)**

2.4 Clock strategies

D-*flipflop operation*

Simplified D-latch

Drawbacks

- Transition power
- Non-minimal transistors
- Ratioed logic

Latch implementation using tri-state inverters (C2MOS)

2.4.2.3 Dynamic flipflops

- Feedback can be suppressed for dynamic operation
- MOS gate parasitic capacitance stores the state

Dynamic latch :

Dynamic flipflop :

• Very small $D \rightarrow Q$ delay (especially in shift registers)

CK and \overline{CK} overlapping $(CK = \overline{CK})$

2.4 Clock strategies

b) C2MOS flipflop

2.4.2.4 Single-phase dynamic timing

TSPC (*True Single Phase Clock***) logic**

2.4.2.5 Example: ALPHA microprocessor (DEC)

- 64-bit RISC processor
- High-speed
- Dynamic logic without inverted CK

Correct operation for fast clock edges:

 $\mathbf{t}_\text{r}, \, \mathbf{t}_\text{f} \leq 1.0$ ns

Maximum delay time to refresh dynamic logic. Example:

- Drain and source reverse PN-junction leakage $current < 1$ nA (worst case)
- Gate capacitance < 20 fF

$$
\begin{aligned} \text{Discharge voltage: } 5 \text{ V} \\ \Delta t = C \frac{(\Delta V)}{(\Delta i)} = 100 \mu s \end{aligned}
$$

It is discouraged to leave unrefreshed dynamic nodes, since intermediate voltage values produce important currents in gates whose inputs are connected to that nodes. produce important currents in gates whose inputs are connected to that nodes.

•

2.4 Clock strategies

Latchs:

2.4.2.6 Dynamic logic with single-phase clock

Problems:

- Clock skew
- Combination with static logic: Any glitch has to be prevented since it could accidentally discharge a precharged node.

2.4.3 2-phase clock

Eliminates the single phase clock overlapping problem.

Still overlapping could appear due to:

- Skew
- Slow rising/falling time

2-phase generation from CK signal:

2.4.3.1 Memory structures

2.4.3.2 Two-phase dynamic logic structures

Example: domino logic :

•Phase 1 stage •Phase 2 stage

Only transmission gates are required for latchs

2.4.4 4-phase clock

Advantages: Simple and robust Disadvantage: Clock signals distribution

2.4.4.1 4-phase memory structures

Charge redistribution elimination (**a** and **b** nodes):

2.4.4.2 Logic structures

4-phase clock became popular at the VLSI beginning.

- In some cases the required lines are the same as in 2-phase.
- Ratioless circuits ⇒ Very regular layout
- Synchronization strategy:

Speed inefficient (some phases are not used to their limit)

2.4.5 Recommended clock strategy

- Static logic with single-phase clock: Low-cost and automated design (in many cases it is the only option with automated synthesis tools).
- Dynamic logic with 2-phase clock: Increase speed. Robust.
- Dynamic logic with single-phase clock : Maximum performance. Clock is critical.
- Dynamic Logic with 4-phase clock: Rarely used.