

VLSI Digital Design

MODULE IV

ARITHMETIC AND LOGIC


SUBSYSTEM DESIGN

- 4.1 Algorithmic systems and structured design
- 4.2 Datapath operators: adders
- 4.3 Datapath operators: multipliers
- 4.4 Other operators


4.1 Algorithmic systems and structured design

4.1.1 Structured design principles


- Hierarchy (subdivision)




- Regularity (similar sub modules). Permits simple scaling



- Modularity (clearly defined function and interface)



- Locality (information encapsulated into modules)



4.1 Algorithmic systems and structured design


4.1.2 Algorithmic system review

Digital system **behavioral** descriptions (HDL, ASM,...) specify:

- Operations → data process → datapath
- Sequence → process control → control unit


Communication within units:

- Control signals
(Control Unit → Datapath)
- State signals
(Datapath → Control Unit)



4.1 Algorithmic systems and structured design

Algorithmic system example:



Datapath consists of:

- Functional elements
- Registers (memory)
- Busses and connection elements

Input / Output resources are algorithmic subsystems


4.1 Algorithmic systems and structured design

4.1.3 Control unit

The control unit generates the required signals to synchronize the datapath.

Each component is enabled at the suitable moment as a function of:

- The current operation.
- Datapath state (control unit inputs).



Control input:


Start command, etc.

Control output:


Errors, end condition, etc.

It consists in a FSM (Finite State Machine):

Mealy machine



Moore machine



4.1 Algorithmic systems and structured design

Control unit design

Methodologies:

- Classic FSM procedure with flip-flop minimization.
 - State diagram
 - State transition table
 - Manual or automated minimization...
- One-hot method. One flip-flop is assigned per state.
 - Only one simultaneously active flip-flop (current state).
 - Control signals are generated from the active flip-flop.
 - Straightforward implementation from a flow diagram or an algorithm.
- Microprogramming
 - Programmable logic /memory circuits
 - Control information is organized into microprogrammes.
- Ad-hoc methods.
 - Particular solutions for specific applications.
 - Example: sequence counter (SBC).

4.1 Algorithmic systems and structured design

4.1.4. Datapath


Consists of:

1. Combinational circuits that perform operations (functional elements)
2. Registers for information storage
3. Busses for element interconnecting

Datapath structures

a) *Accumulator.*


A register accumulates successive operation results: $A = f(A,B)$.



4.1 Algorithmic systems and structured design


b) Pipeline. Data processing is divided in simpler stages.

- Ancillary registers between stages store partial results.
- All stages execute simultaneously.



4.2 Datapath operators: adders


Half adder



$$s = a \oplus b$$


$$c_o = a \cdot b$$

Symbol:



$$\begin{array}{r} 0 \\ +0 \\ \hline 00 \\ c_o s \end{array} \begin{array}{l} a \\ b \end{array}$$


One-bit full adder



$$s = a \oplus b \oplus c_i$$

$$c_o = a \cdot b + a \cdot c_i + b \cdot c_i$$


Symbol:



$$\begin{array}{r} 0 \\ 00 \\ +0 \\ \hline 00 \\ c_o s \end{array} \begin{array}{l} c_{in} \\ a \\ b \end{array}$$


4.2 Datapath operators: adders

N-bit binary Carry Propagate Adder (CPA)



$$t_d = (N-1)t_{ci} + t_s$$

Serial binary adder




$$t_d = t_{sum}$$

N bits:

$$t_d = N(t_{sum} + t_{setup} + t_q)$$

N-bit 2's complement adder-subtractor



add : $c_{in} = 0$

subtract: $c_{in} = 1$




4.2 Datapath operators: adders

Binary adder implementation

a	b	ci	s	co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$\overline{p} \overline{g}$
 $p \equiv a \oplus b$
 $g \equiv a \cdot b$

Transistor-level symmetrical implementation



4.2 Datapath operators: adders

Carry LookAhead Ader (CLA)

Definitions


Carry generation: $g_i \equiv a_i \cdot b_i$

Carry propagation: $p_i \equiv a_i \oplus b_i$
(alternatively, $p_i \equiv a_i + b_i$)

Carries can be obtained as:

$$c_{i+1} = g_i + p_i \cdot c_i$$

PG Adder:
(1 stage)



Developing the expression,


$$c_0 = g_0 + p_0 c_{in}$$

$$c_1 = g_1 + p_1 g_0 + p_1 p_0 c_{in}$$

$$c_2 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_{in}$$


$$c_3 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_{in}$$

CLA Adder (4-bit example)




4.2 Datapath operators: adders

PG CMOS logic implementation:




Carry adaptaton circuits (domino logic):



4.2 Datapath operators: adders

The number of gates and inputs of the carry lookahead circuit grows linearly with the number of stages in a CLA.
Because of this, CLAs are usually limited to 4 bits.

Example: 12-bit adder.




The carry lookahead scheme can be hierarchically applied to accelerate the computation.


Manchester adder

It is based on a fast direct carry propagate circuit.

Dynamic version:



Static version:




Carries are obtained by propagation through successive cells.

4.2 Datapath operators: adders




Carry Select Adder

- The addition is divided into parts.
- Second stage: Speculative addition for $c_L = 0$ and $c_L = 1$.
- Correct result selection as a function of c_L .




4.2 Datapath operators: adders


Multioperand adders: Carry Save Adder (CSA)



Examples:




4 operands



7 operands



4.2 Datapath operators: adders

7-input Carry Save Adder design example (1)



4.2 Datapath operators: adders

7-input Carry Save Adder design example (2)




Total number of adders:
Full Adders: $6n - 2$
Half Adders: 2

4.3 Datapath operators: multipliers

Used in:

- General-purpose architectures
- Specific architectures (DSP, neural nets, etc.)



Definitions:

Multiplicand	$Y = y_{n-1}y_{n-2}\cdots y_0$
Multiplier	$X = x_{n-1}x_{n-2}\cdots x_0$
Product	$P = p_{m-1}p_{m-2}\cdots p_0$

Length of P: $m = 2n$ bits. Demonstration (assuming $n > 1$):

$$\begin{aligned}
 X_{\text{MAX}} &= 2^n - 1; & Y_{\text{MAX}} &= 2^n - 1; \\
 P_{\text{MAX}} &= X_{\text{MAX}} * Y_{\text{MAX}} = 2^{2n} - 2^{n+1} + 1 \quad \left\{ \begin{array}{l} < 2^{2n-1} \\ > 2^{2n-1} - 1 \end{array} \right.
 \end{aligned}$$


2n bits to encode P_{MAX}

$$\begin{array}{r}
 10 \cdots 0 \quad \overleftarrow{n} \quad 00 \cdots 00 \quad 2^{2n} \\
 - \quad 10 \cdots 00 \quad -2^{n+1} \\
 + \quad 01 \quad 1 \\
 \hline
 01 \cdots 1 \quad 00 \cdots 01 \quad P_{\text{MAX}} \\
 \overleftarrow{2n}
 \end{array}$$


4.3 Datapath operators: multipliers

Implementation alternatives

➤ Combinational function

- Karnaugh tables
 - Automated simplification
- 
- { High complexity
 - { Irregular circuits


➤ Modular approximation. Product algorithm



Area-delay tradeoff

Area reduction: *Product sequentialization* (logic multiplexing)

➤ Parallel/series, series/parallel, series/series multipliers



4.3 Datapath operators: multipliers

Design based on the product algorithm

Regular architecture → scalable
 → time multiplexable

Binary product algorithm
(example for 3 bits):

$$\begin{array}{r} \\ y2 \\ x1 y2 \\ x0 y2 y2 \\ x1 y2 y1 \\ x2 y2 y1 \\ \hline p5 \end{array}$$

Resources:

- 1-bit multipliers (2-input logic AND)
- 1-bit full adders

Alternatives:

- Combinational product
 - 1 to 1 mapping of sums and products
 - Parallel-parallel multiplier
- Sequential product
 - Time multiplexing logic products and sums.

4.3 Datapath operators: multipliers

Classification as a function of data flow

Multiplicand	Multiplier	Clock cycles	Adders (1 bit)	AND gates	Control
Parallel	Parallel	1	n^2	n^2	no
Parallel	Serial	n	n	n	sí
Serial	Parallel	2n	n	n	sí
Serial	Serial	n^2	1	1	sí

Parallel-parallel (or array) product


- Combinational circuit
- Logic delay can be high
- No need of control logic

Sequential product

- Sequential circuit
- Area savings
- More clock cycles
- Control logic needed to synchronize the product cycles


4.3 Datapath operators: multipliers

Parallel-parallel multiplier (3 bits)



4.3 Datapath operators: multipliers

Parallel-parallel multiplier : Basic cell



$$c' = xyc + cd + xyd$$
$$d' = d \oplus (xy) \oplus c$$


Two extra terms can be added to the product

4.3 Datapath operators: multipliers

Carry-save parallel-parallel multiplier (3 bits)

- More speed
- Additional adding line
- Diagonal carry propagation

$$A \cong n(n+1)A_1$$
$$t_d = 2nT$$



4.3 Datapath operators: multipliers

Parallel-serial multipliers : Robertson multiplier

Example:
3-bit product

	1	0	1	Y			
	1	1	0	X			
		0	0	0	$P_1 \leftarrow x_0 \times Y \times 2^0$		
		1	0	1	$P_2 \leftarrow x_1 \times Y \times 2^1 + P_1$		
	1	0	1		$P_3 \leftarrow x_2 \times Y \times 2^2 + P_2$		
	0	1	1	1	1	0	$P \leftarrow X \times Y$

Algorithm:

$P \leftarrow 0$
 repeat (i=0..n-1)
 $P \leftarrow (P + x_i \times Y) \times 2^{-1}$
 $P \leftarrow P \times 2^n$

$$P \leftarrow \begin{cases} P \times 2^{-1} & \text{si } x_i = 0 \\ (P + Y) \times 2^{-1} & \text{si } x_i = 1 \end{cases}$$

Requirements: ANDs, adders and shifts


4.3 Datapath operators: multipliers

Elementary operations for a 3-bit product

		y ₂	y ₁	y ₀					
		1	1	1,		Y = 7			
		1	0	1,		X = 5			
		0	0	0,	0	0	P ← 0	i ← 0	
0	↘	1	1	1,	0	0	0	P ← P + Y (x ₀ = 1)	i ← i + 1
		0	1	1,	1	0	0	P ← P × 2 ⁻¹	
0	↘	0	1	1,	1	0	0	P ← P (x ₁ = 0)	i ← i + 1
		0	0	1,	1	1	0	P ← P × 2 ⁻¹	
1	↘	0	0	0,	1	1	0	P ← P + Y (x ₂ = 1)	STOP (i = 2)
		1	0	0,	0	1	1	P ← P × 2 ⁻¹	
		1	0	0	0	1	1,	P ← P × 2³	P = 35
		p ₅	p ₄	p ₃	p ₂	p ₁	p ₀		


4.3 Datapath operators: multipliers

Unsigned multiplier structure (control not included)




4.3 Datapath operators: multipliers

Unsigned multiplier structure (AND by control)




4.3 Datapath operators: multipliers

Unsigned multiplier ASM diagram



4.3 Datapath operators: multipliers

Unsigned multiplier ASM diagram (AND by control)



4.3 Operadors de *datapath*: Multiplicadors

Operacions elementals per a un producte de 3 bits

	y_2	y_1	y_0					
	1	1	1,			$Y = 7$		
	1	0	1,	q_2	q_1	q_0	$X = 5$	
	0	0	0,	1	0	1	$P \leftarrow 0$	$i \leftarrow 0$
0	1	1	1,	1	0	1	$P \leftarrow P + Y$ ($x_0 = 1$)	
	0	1	1,	1	1	0	$P \leftarrow P \times 2^{-1}$	$i \leftarrow i + 1$
0	0	1	1,	1	1	0	$P \leftarrow P$ ($x_1 = 0$)	
	0	0	1,	1	1	1	$P \leftarrow P \times 2^{-1}$	$i \leftarrow i + 1$
1	0	0	0,	1	1	1	$P \leftarrow P + Y$ ($x_2 = 1$)	
	1	0	0,	0	1	1	$P \leftarrow P \times 2^{-1}$	STOP ($i = 2$)
	1	0	0	0	1	1,	$P \leftarrow P \times 2^3$	$P = 35$
	p_5	p_4	p_3	p_2	p_1	p_0		

4.3 Datapath operators: multipliers

2's-complement product

If $A = a_{n-1} \cdots a_0 = \sum_{i=0}^{n-1} a_i 2^i$ is a 2's-complement number (sign bit: a_{n-1}),

- For $A > 0$, $a_{n-1} = 0$, it can be represented as

$$A = a_{n-2} \cdots a_0 = \sum_{i=0}^{n-2} a_i 2^i$$

- When $A < 0$, $a_{n-1} = 1$ and


$$-A = C a 2(A) = \overline{A} + 1 = \underbrace{11 \cdots 1}_{n \text{ bits}} - a_{n-1} \cdots a_0 + 1 = \underbrace{10 \cdots 0}_{n \text{ bits}} - a_{n-2} \cdots a_0$$

thus,

$$A = -10 \cdots 0 + a_{n-2} \cdots a_0 = -a_{n-1} 2^{n-1} + \sum_{i=0}^{n-2} a_i 2^i$$

Since for $A > 0 \Rightarrow a_{n-1} = 0$, the previous expression becomes general:

$$A = -a_{n-1} 2^{n-1} + \sum_{i=0}^{n-2} a_i 2^i$$



4.3 Datapath operators: multipliers

The product for multiplier $Q < 0$ can be done as follows:

$$\begin{aligned} M \times Q &= M \times \left(-q_{n-1} 2^{n-1} + \sum_{i=0}^{n-2} q_i 2^i \right) = q_0 M + q_1 2M + \dots + q_{n-2} 2^{n-2} M - q_{n-1} 2^{n-1} M = \\ &= q_0 M + q_1 2M + \dots + q_{n-2} 2^{n-2} M + q_{n-1} 2^{n-1} \text{Ca}2(M) \end{aligned}$$

- **For the first n-1 multiplier bits: conventional product**
- **Sign bit: multiplicand is 2's complemented**
- Expression also valid for $Q \geq 0$, because $q_{n-1} = 0$

For $M < 0$,

- When the accumulator is positive or zero, **zeroes** are introduced from the left.
- When the accumulator is negative, **ones** are introduced from the left (negative numbers shift)

For $M \geq 0$, always **zeroes** are introduced from the left.

Therefore, **in general the sign bit is introduced from the left, but the overflow condition has to be taken into account.**

4.3 Datapath operators: multipliers

Example (1/2): 3-bit 2's-complement product


	m_2	m_1	m_0			
	1	0	1,		$M = -3$	
	1	1	0,		$Q = -2$	
	0	0	0,	0 0 0	$P \leftarrow 0$	
↻	0	0	0,	0 0 0	$P \leftarrow P \quad (q_0 = 0)$	
↘	0	0	0,	0 0 0	$P \leftarrow P \times 2^{-1}$	
↻	1	0	1,	0 0 0	$P \leftarrow P + M \quad (q_1 = 1)$	
↘	1	1	0,	1 0 0	$P \leftarrow P \times 2^{-1}$	
↻	0	0	1,	1 0 0	$P \leftarrow P - M \quad (q_2 = 1)$	
↘	0	0	0,	1 1 0	$P \leftarrow P \times 2^{-1}$	
	0	0	0	1 1 0	$P \leftarrow P \times 2^3 \quad P = +6$	
	P_5	P_4	P_3	P_2	P_1	P_0

Sign bit is kept for shifting

At the last step, M 2's-complement is added


4.3 Datapath operators: multipliers

2's-complement multiplier structure



4.3 Datapath operators: multipliers


2's-complement multiplier structure. Single cycle add-shift.



4.3 Datapath operators: multipliers

Booth's algorithm

Consists in encoding the **multiplier** bits:



x_i	x_{i-1}	Code	Operation
0	0	0	-----
0	1	1	Add multiplicand
1	0	<u>1</u>	Subtract multiplicand
1	1	0	-----

Evaluated dígit

- For long chains of ones or zeroes, the number of operations is reduced.
- No improvement is achieved if ones and zeroes alternate

Modified Booth : The pattern $1\underline{1} \rightarrow 01$ is recoded

4.3 Datapath operators: multipliers

Radix-4 recoding

Allows processing two digits per cycle.


Multiplier	Booth code	Digit	Multiplicand op.
0 0 0	00	0	-----
0 0 1	01	1	Add
0 1 0	<u>11</u>	1	Add
0 1 1	10	2	Shift & add
1 0 0	<u>10</u>	<u>2</u>	Shift & sub
1 0 1	<u>11</u>	<u>1</u>	Sub
1 1 0	0 <u>1</u>	<u>1</u>	Sub
1 1 1	00	0	-----

Evaluated digits

Only one operation is needed for each two digits.

A combinational shifter is required. Multiplier bits are shifted twice per clock.

Functional diagram:



4.3 Datapath operators: multipliers

Serial/parallel multiplier

Uses flip-flops as multiplicand delay elements, that is serially-input.

AND gates outputs: Same weight partial products. The partial products are accumulated by the carry-save adder tree.


Serial output:

$m_0q_0, m_0q_1+m_1q_0, m_0q_2+m_1q_1+m_2q_0, \dots$

Initial reset is required for all carry and multiplicand flip-flops.

Number of cycles : $2n$


4×4 Multiplier:



4.3 Datapath operators: multipliers

Serial/serial multiplier

- Simple hardware
- Very slow: n^2



4.3 Datapath operators: multipliers

Summary of multiplier first-order characteristics

- T, A: Full-adder unit delay and area.
- N: Multiplier number of bits.
- Δ includes *setup* time and flip-flop delay in sequential multipliers.
- Control circuits can increase area significantly, especially in serial-serial multiplier.


Multiplier	Clock cycles	t_d/cycle	Total delay	Area
Parallel- Parallel (array)	1	$(3n-2)T$	$(3n-2)T + \Delta$	n^2A
Parallel- Parallel (carry-save)	1	$2nT$	$2nT + \Delta$	$n(n+1)A$
Parallel -Serial	n	$nT + \Delta$	$n(nT + \Delta)$	$nA + \text{control}_{PS}$
Parallel -Serial (radix-4)	$n/2$	$nT + \Delta$	$n(nT + \Delta)/2$	$nA + \text{control}_{PSR4}$
Serial - Parallel	$2n$	$(\log_2 n)T + \Delta$	$2n[(\log_2 n)T + \Delta]$	$nA + \text{control}_{SP}$
Serial - Serial	n^2	$T + \Delta$	$n^2(T + \Delta)$	$1 + \text{control}_{SS}$

4.4 Other operators


Parity generators

$$P(n) = A_0 \oplus A_1 \oplus \dots \oplus A_{n-1}$$

Tree implementation




Transmission gate XOR: dynamic version



4.4 Other operators

Static CMOS implementation

Complementary PMOS network is added.




4.4 Other operators


Comparators

Built with inverters and an adder.


- Outputs NOR: $A = B$
- Carry: $B > A$ (except $A = B$)
- None of the previous: $A > B$



Detection of only equality $A = B$ is simpler:



Pseudo-NMOS solution
(dynamic if clock is added):




4.4 Other operators

Detectors of 0 (1)


Gate trees AND (OR).

Delay proportional to $\log(N)$.



Counters

- Asynchronous
Carry propagated.
Based on registre T (single-stage counter).
Clock period linearly increases with # of stages



- Synchronous: SBC

