

This guide offers a quick overview of using ispLEVER[®] software to implement a design in a Lattice Semiconductor device. For more information, check the ispLEVER Help in the Help menu.

ispLEVER Project Navigator


Project Navigator is the primary interface for the ispLEVER software. It organizes the files, gives access to the tools, and delivers messages. To start Project Navigator:

- Windows: select Start > Programs > Lattice Semiconductor > ispLEVER Project Navigator.
- UNIX or Linux: on a command line, enter ispgui.

	Prepare Tcl scripts					
	ispLEVER Project Navigator - [C:\ispTOOLS\\Pin_Assign_and_PLL.syn]					
	📗 🗅 😂 🖬 Normal 💽 😒 🛣 😭 1/0 0/0 🔲 🔯 💩 🛍 😵 🛠					
Open ispLEVER tools	🖗 🖻 📽 💷 🚧 🦾 📁 i 🗢 🖉 M 🔚 😪 🔀					
	Sources in Project: Processes for current source:					
Sources Window Select the device						
or design modules	Image: Second					
Processes Window —	K Edit Preferences (ASCII) K Map Timing Checkpoint					
For the selected item: Run process	Place & Route Design Place & Route Report (pin_assign_and_pll.par) PAD Specification File (pin_assign_and pll.pad)					
Generate report	Place & Route TRACE Report (pin_assign_and_pll.twr)					
 Generate file Open tool 	Starting: 'C:\ispTOOLS\ispcpld\bin\vlog2jhd.exe -tfi -proj "pin_assign					
Output Panel —	Done: completed successfully.					
Review process status	Automake Log					
and reports	X Image: Second controls (ON) Image: Project Rev01 Image: Image: Source Files					
Revision Window ——	Preference File					
Select project versions	Build_DB Rev01					
	Ready Design Entry: Schematic/Verilog HDL Synthesis Type: Syn //					

Creating a Project

Select File > D New Project.



Next >

If you see the Create New Project dialog box, switch to Project Wizard (it does more). To switch:

- 1. Close Create New Project dialog box.
- In Project Navigator, select Options > Environment.
- 3. In the Environment Options dialog box, click the **Advanced** tab.
- 4. Select Use Project Wizard to Create New Design.
- 5. Click OK.

With the Project Wizard, set initial values for:

- Project name
- Location of the files

Design language
Synthesis tool

Target device

Help

For more information,

Cancel

click Help


Source files

Design Entry Type (language) depends on the target device:

Target Device	Verilog	VHDL	EDIF	Schematic/ Verilog	Schematic/ VHDL	Schematic/ ABEL
FPGA	•	•	•	•	•	
ispXPGA [®]	•	•	•			
CPLD/SPLD	٠	•	•	•	•	•
ispXPLD [®]	•	•	•	•	•	
ispGDX2™	•	•	•			


Entering the Design

- To create an HDL or schematic file, select Source > New.
- To import an HDL or schematic file, select Source > Import.
- ◆ To add an IP module, select Tools > IPexpress (for FPGAs) or Tools > Module/IP Manager (for all other devices). After generating the IP module, import it and instantiate it in an HDL or schematic module.



Setting Timing and I/O

Select the device . Then, in the Processes Window, double-click **Preference Editor** (for FPGAs) or **Constraint Editor** (for all other devices). The Preference Editor has three windows, as shown below; the Constraint Editor combines them as three panes in one window.



Package View

Assign pinouts by drag-and-drop.

In Constraint Editor, select **Device > (1) Package View**.

Preference Editor's Spreadsheet Viewer

To set preferences, enter them in the sheet or through the **Preference** menu.


Constraint Editor's Constraint Sheet To set constraints, enter them in the sheet or through the **Pin Attribute** and **Device** menus.

Implementing the Design


Select the device 💭, then double-click a process 🕤. Start at the top and work down. The list of processes varies with the device and other factors.

For more information about a process, select it and press F1.

FPGA Processes



CPLD/SPLD Processes



🞧 Timing Analysis

📄 Timing Report

👌 Stamp Model File


📔 Stamp Model Data File

🖸 Generate Board-level Stamp Model

Generate timing data for board-level design

analysis

For a menu of options, right-click the process.



Getting More Information

Refer to the Online Help

• Select Help > ispLEVER Help.



- Select an item in a window or dialog box and press F1.
- Click **Help** in a dialog box.

Take the tutorials. In the online help, select **Tutorials and Examples**.

Refer to the reference manuals. In the online help, select **Software Manuals > Software User Manuals**.

Refer to the synthesis tool and simulator tool manuals. In the online help, select **Software Manuals > Third-Party Manuals**.

Lattice[®] Semiconductor Corporation

Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124-6421 USA

Customer Support techsupport@latticesemi.com USA & Canada: 1-800-LATTICE (528-8423) Other locations: 503-268-8001 Call between 8 a.m. to 5 p.m. Pacific Time.

Copyright © 2005 Lattice Semiconductor Corporation. This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior written consent from Lattice Semiconductor Corporation.

Lattice Semiconductor Corporation, L Lattice Semiconductor Corporation (logo), L (stylized), L (design), Lattice (design), LSC, E2CMOS, GAL, GDX, Generic Array Logic, ISP, ispATE, ispCLOCK, ispDOWNLOAD, ispGAL, ispGDS, ispGDX, ispGDXV, ispGDX2, ispGENERATOR, ispJTAG, ispLEVER, ispLEVERCORE, ispLSI, ispMACH, ispPAC, ispTRACY, ispTURBO, ispVIRTUAL MACHINE, ispVM, ispXP, ispXPGA, ispXPLD, LatticeEC, LatticeECP, LatticeECP-DSP, LatticeSC, LatticeXP, MACH, MachXO, ORCA, PAC, PAC-Designer, PAL, Performance Analyst, Silicon Forest, Speedlocked, Speed Locking, SuperBIG, SuperCOOL, SuperFAST, SuperWIDE, sysCLOCK, sysCONFIG, sysDSP, sysHSI, sysI/O, sysMEM, The Simple Machine for Complex Design, TransFR, UltraMOS, XPIO, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. ISP and Bringing the Best Together are service marks of Lattice Semiconductor Corporation.

Lattice Semiconductor Corpora

ispLEVER Quick Start Guide v5.1

Refer to the Web Site

Lattice Semiconductor www.latticesemi.com

What's New at Lattice

www.latticesemi.com/search/new_updated.cfm or click

Frequently Asked Questions

www.latticesemi.com/support/faqs.cfm

Lattice Solutions

www.latticesemi.com/solutions

Lattice Technical Literature

www.latticesemi.com/search/literature.cfm or click

ispLeverCORE[™] Modules

www.latticesemi.com/products/intellectualproperty