

Spartan-3A Evaluation Board	
Avnet Design Services	
www.em.avnet.com/spartan3a-ev1	
Function	Sheet Number
Cover Sheet	1
Block Diagram	2
Architecture	3
FPGA1	4
FPGA2	5
FPGA3	6
FPGA Power	7
PsOC	8
Memory	9
Miscellaneous	10
Board Power	11
Revision History	12




U_Sp3A Eval Block Diagram
02 Sp3A Eval Block Diagram.SchDoc


5/13/2008
8:54:32 AM


Copyright 2008, Avnet, Inc. All Rights Reserved.





This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.

Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

 Avnet Engineering Services		
Title: Sheet 1 - Lead Sheet		
Size: B	Document Number: Doc #	Rev: B
Date: 5/13/2008		Sheet 1 of 12











Avnet Engineering Services		
Title: Sheet 4 - FPG1 (Banks 0 & 1)		
Size: B	Document Number: Doc #	Rev: B
Date: 5/13/2008	Sheet 4 of 12	

M2	M1	M0	PUDC_B	JP4 5:6	JP4 3:4	JP4 1:2	JP4 7:8
Configuration Mode:	PC Pull-up:	Yes	Closed	Closed	Closed	Closed	Closed
Master Serial	Yes	No	Closed	Closed	Closed	Closed	Closed
Slave Serial	No	Yes	Open	Open	Open	Open	Open
Slave Serial	Yes	No	Open	Open	Open	Open	Open
Master SPI	Yes	No	Closed	Closed	Closed	Closed	Closed
Master SPI	No	Yes	Closed	Closed	Closed	Closed	Closed
BPI Up	Yes	No	Closed	Open	Closed	Closed	Closed
BPI Up	No	Yes	Closed	Open	Closed	Open	Open
Slave Parallel	Yes	No	Open	Open	Open	Closed	Closed
Slave Parallel	No	Yes	Open	Open	Open	Open	Open
JTAG	Yes	No	Open	Closed	Open	Closed	Closed
JTAG	No	Yes	Open	Closed	Open	Open	Open



Note: Flash data bit D15 is on Flash_A0

AVNET Avnet Engineering Services


Title: Sheet 5 - FPGA2 (Banks 2 & 3)

Size: B	Document Number: Doc #	Rev: B
---------	------------------------	--------



Date: 5/13/2008 Sheet 5 of 12


U10E	
D6	IP_0
D12	IP_0
E6	IP_0
F7	IP_0
F9	IP_0
F10	IP_0
E9	IP_0/VREF_0
K12	IP_L04N_1/VREF_1
K11	IP_L04P_1
J11	IP_L09N_1
J10	IP_L09P_1/VREF_1
H11	IP_L13N_1
H10	IP_L13P_1
G11	IP_L21N_1
G12	IP_L21P_1/VREF_1
F11	IP_L25N_1
F12	IP_L25P_1/VREF_1
L7	IP_2
L8	IP_2
L9	IP_2/VREF_2
L10	IP_2/VREF_2
M7	IP_2/VREF_2
M8	IP_2/VREF_2
M11	IP_2/VREF_2
N5	IP_2/VREF_2
F4	IP_L04N_3/VREF_3
E4	IP_L04P_3
G5	IP_L06N_3/VREF_3
G6	IP_L06P_3
J7	IP_L13N_3
H7	IP_L13P_3
K6	IP_L21N_3
K5	IP_L21P_3
L6	IP_L25N_3/VREF_3
L5	IP_L25P_3

XC3S400A-4FTG256C



Avnet Engineering Services		
Title: Sheet 6 - FPGA 3		
Size: B	Document Number: Doc #	Rev: B
Date: 5/13/2008	Sheet 6 of 12	







Avnet Engineering Services		
Title: Sheet 8 - PsOC Processor		
Size: B	Document Number: Doc #	Rev: B
Date: 5/13/2008	Sheet 8 of 12	

PsOC_SPI_MODE = 0 (default condition),
 FPGA_SPI_SEL#
 or PsOC_SPI_SEL# = 0 (with JP6 jumpered):
 FPGA_MOSI or PsOC_MOSI to SPI_FLASH_SI
 SPI_FLASH_SO to FPGA_MISO and
 PsOC_MISO
 Flash_CE# must be high in order to enable the
 Mux (U14)


PsOC_SPI_MODE = 1:
 FPGA_MOSI to PsOC_MISO
 PsOC_MOSI to FPGA_MISO






PsOC/FPGA SPI interfaces are isolated through 100-ohm
 current-limiting resistors (2x 49.9-ohm each line).


Note that access to the parallel flash will cause the Mux
 (U20) to be disabled



Note: This footprint accommodates the future
 Spansion quad-bit SPI Flash. If that is
 used, SPI_MOSI is IO0, Flash_D0 is IO1,
 SPI_W# is IO2, and SPI_HOLD# is IO3. It
 also accommodates the the SOC008 package
 where Pin #1 of that package would mate
 with Pin #3 of the 16-pin footprint.







U_Sp3A Eval Revision History
 12 Sp3A Eval Revision History.SchDoc

AVNET Avnet Engineering Services		
Title: Sheet Sheet 11 - Board Power		
Size: B	Document Number: Doc #	Rev: B
Date: 5/13/2008	Sheet 11 of 12	

1

2

3

4

5

6

REV A

REV B

Added 10K pullup (R58) to PsOC_FPGA_PROG

Corrected PCB footprint of J2 PsOC ISSP header (connector keying was reversed).

Renamed NET PsOC_P5_1 to PUSH_C

Replaced 5.0V power supervisor TPS3809I50DBVT (U2) with 3.3V version (TPS3809K33DBVT)

Changed 681-ohm resistor R1 from 0402 to 0603

Changed 10K resistors (R6 & R15) from 0603 to 0402

Layout: Change J6/J7 spacing from the current 31/32" to 0.9"

Added Jumper JT1 to allow different 1.2V/3.3V enable modes.

Updated silkscreen on PCB as follows:

Change EF1 to PUSH_A

Change EF2 to PUSH_B

Change EF3 to PUSH_C

Change EF4 to RESET

Add labels to J8: SEL#, MOSI, MISO, SCK, GND, 3.3V

Reduce font on JP4 and MODE to make room for mode setting information, such as:

M1, M2 = SPI

M0, M2 = BPI

M1 = JTAG

Add labels to south side of JP4

M0 M1 M2 PUDC

Move J4 label to the right. Remove 1 and 4 labels. Using small font if necessary, label pins left to right as:


3.3V SCL SDA GND

Add "www.em.avnet.com/spartan3a-evl" wherever it will fit, either front or back

Replaced TPS62420 dual step-down converter with two TPS62290 step-down converters; added additional 10uF (C63) and 0.01uF (C26) capacitors to Vin of additional converter.

Added 10K pullup resistor R59 to PsOC/FPGA UART_RxD line

Added jumper JP7 to allow board power from Cypress MiniProg

 Avnet Engineering Services		
Title: Sheet 12 - Revision History		
Size: B	Document Number: Doc #	Rev: B
Date: 5/13/2008		Sheet 12 of 12

1

2

3

4

5

6