# Implementation of Components and Circuits



-Fundamental concepts -Examples

#### Outline

- Layout basic concepts and examples
- Layout vs. Schematic: origin of differences
   Fabrication
  - Design
- Design rules
- Layout of large area components
- Layout for matching
- Effects of Layout on IC reliability
- Layout for reliability



## Floorplan

- Sketch of the layout
- Estimation of the IC area
- Technology dependent
  - List of components subcircuits
    - View
    - Library models
  - Physical layers available



Floorplan of a communications SoC (left) and microprocessor (right)



Scribe street

 Pad limited vs. Core limited designs



#### Pads

- Provide surface for bond-wire soldering
- Include I/O protection circuitry



# Layouts • Digital logic: automatic place & route, use of standard cells • Analog & High Performance: aided manual design

- Components with multiple physical implementations
  - Resistors
  - Capacitors
  - Bipolar transistors
  - Power components

# Example of components: transistors



Single-gate NMOS, 0.35 µm



Multiple-gate NMOS, 0.35  $\mu m$ 



Vertical NPN BJT, 0.35 µm



# Example of components: passives



# P-cells

N	MOS tra	nsistor	Polv	silicon	capacitor
He Carcel Defaults		× teep	V Create Instance		X
Literary [PLIE.1] Cell mecs4 Wew [Inyout] Hones 12] Mosaic Rows	Colores (		Library PRIMLINE Cell (polyrif) New Isquerif Rames #2 Mosaic Rows	E Columns (E	
Magnification	21.45 Detta X 14.4		Delita V Hagnifization 1	16 E Defta X 16	
Sahaba A	2 Stateway		Sh hotate Ak Indef faces Capacitance Values Length Area Performance Gased Bar Left Gased Bar Dathan Grand Plane Tap Contact Grand Plane Tap Contact Grand Plane Tap Contact	Satirarys Cup Const space of the second sec	
Guard Bar Top Guard Bar Right Guard Bar Bottom Substrate Contact Drobt difficsion news	⇒ Diff ⇒ Cont ♦ Hone ■ 6.98055e-12		Version Temperature difference	3.70 + p35.64	

#### Designing a layout: CAD Tools

- Layout design aids in nowadays CAD Tools:
  - Library of components' layouts (Design Kit)
  - Parameterized layouts
  - Automatic layout generation (Place & route)
  - Layout vs. Schematic
  - Rules checking
  - Extractor and layout simulation
- Is the proposed layout a good layout?

#### Designing a layout: CAD Tools

- A good layout must be:
  - Ease manufacturability (increase yield)
  - Robust to variations
  - Robust to gradients (matching)
  - Robust against perturbations
  - Robust against other undesired phenomena



Illuminator: can be Krypton Floride (KrF,  $\lambda$ =248 nm), Argon Floride (ArF,  $\lambda$ =193 nm), Fluorine (F2,  $\lambda$ =157 nm).

Condenser Lens: focuses light on 4x (or 5x) mask

Photomask: made of fused quartz (aka. fused silica)

Projection lens: focuses light on wafer characterized by its numerical aperture NA



Rayleigh's equations:

resolution =  $k_1 \frac{\lambda}{NA}$  depth of focus (DOF) =  $k_2 \frac{\lambda}{NA^2}$ 

where  $k_1$ ,  $k_2$  depend on the quality of the photolithography system (typ.  $k_1 \sim 0.25 - 0.7$ ,  $k_2 \sim 0.5$ )

#### Lithography

 $\bullet$  Example: which is the critical dimension that can be achieved with  $\lambda\text{=}248~\text{nm}\text{?}$ 

Reasonable NA for air is 0,8 Guess  $k_1=0,4$ 

$$resolution = 0, 4\frac{248nm}{0,8} = 124nm$$

 $\bullet$  Example: which is the critical dimension that can be achieved with  $\lambda\text{=}193~\text{nm}\text{?}$ 

Reasonable NA for air is 0,8 Guess  $k_1$ =0,3

$$resolution = 0.3 \frac{193nm}{0.8} = 72nm$$











#### Lithography



#### Manufacturing: subwavelength gap



#### Differences between layout and Circuit (I)



Differences between layout and Circuit (II)



Oxide variations over a 20 Å nominal oxide thickness

#### Differences between layout and Circuit (III)

- Absolute accuracy of physical parameters
  - Controlled at technological level
  - Simulation: Process variation

$$\frac{\sigma^{2}(\beta)}{\beta^{2}} = \frac{A_{\beta}^{2}}{WL} + S_{\beta}^{2}D^{2}$$

$$\sigma^{2}(V_{T}) = \frac{A_{V_{T}}^{2}}{WL} + S_{V_{T}}^{2}D^{2}$$

$$W \stackrel{L}{\longleftarrow} D$$

from Massimo Conti, BCN 2006

#### Differences between layout and Circuit (III)



# Differences between layout and Circuit (IV) Relative inaccuracies of physical parameters

- Gradients, local variations
  - Compensated with suitable layout techniques
- Crystal orientation variations
  - Components required to be laid in a determined orientation





Pressure gradients

Thermal gradients

#### Differences between layout and Circuit (IV)



#### Differences between layout and Circuit (V)

- Parasitic coupling
  - Capacitive coupling
  - Couplings through the power supply
  - Couplings through the substrate

#### Parasitic resistances

- Contacts
- Interconnect

#### What you get is not what you draw!

- Many of the systematic inaccuracies can be avoided through good layout style.
- But designers must understand the limitations and apply design techniques to mitigate these effects.

#### Corrections performed by the foundry

 Some manufacturing distortions can be predicted and fixed by introducing modifications to the mask

> OPC: Optical Proximity Correction



From "Nano-CMOS Circuit and Physical Design", Wong et al, IEEE Press

## Corrections performed by the foundry



## Corrections performed by the foundry



This top down SEM image was taken without any OPC. The pullback over the contact is clearly seen

This image of the same structure was taken with OPC implemented on the mask. Good contact coverage can be seen.



Design for manufacturability: design rules:



#### Example of design rules for POLY 1

- PO.W.1a
  - Minimum gate length of PMOS
- PO.W-2a
  - Minimum gate length of NMOS
- PO.W.3
  - Minimum POLY1 width for interconnect
- PO.S.1
  - Minimum POLY1 spacing
- PO.C.1
  - Minimum POLY 1 to DIFF spacing
- PO.C.2
   Minimum DIFF extension of GATE
- PO.0.1
  - Minimum POLY1 extension of GATE







From "Nano-CMOS Circuit and Physica Design". Wong et al. IEEE Press



#### Layout for matching







#### Layout for matching

Common centroid:



Layout for matching: Common centroid

- Coincidence
  - Centroids of matched devices should coincide
- Symmetry
  - Array symmetric around both X and Y axis
- Dispersion
  - Segment of each device distributed throughout the array as uniformly as possible
- Compactness
  - Ideally: array should be square

#### Layout for matching: Common centroid



#### Layout for matching: Use of dummies

#### Dummies

- Use dummy devices to provide the same contour conditions.
  - o Ground dummies (do not let them float)
  - o Dummies can be full (shorted) devices, or part of them
  - Beware of their parasitics!



#### Layout for matching: Use of dummies

- Reference cell
  - Use multiple basic transistors instead of different sizes
    - Same W, same orientation,



#### Design of large area components

- MOS Transistors
  - Multiple gates to minimize serial resistance
  - Multiple contacts to minimize serial resistance
    - No big contacts!!!
  - "stacked" structures
    - Lower parasitic capacitances
    - Lower area
  - Analogue applications
    - Avoid minimum size





Automatically generated layouts AMS, 0.35 microns, 10/0.35

#### Design of large area components

- Resistances
  - Bended structures
  - Dummy structures
  - 45 degrees (avoid non laminar current flow)
  - Contacts
    - Current in the same direction
    - Multiple contacts
  - Piezoresistive effect



Resistor: 5K, 275x3 sq microns. Example of "good" and "bad" layout



#### Layout for matching: interconnects

CMP:

Erosion effect: denser interconnects will have higher R



From "Nano-CMOS Circuit and Physical Design", Wong et al, IEEE Press

#### Rules for matching

- Same W and L: Vary M
- Capacitors
  - $\hfill\square$  Multiple M of a capacitance reference  $C_R$
- Ms: Even (factors of 4!!)
- Clean and balanced routing
  - IR drops
  - Parasitic capacitance and couplings
  - Kelvin connections
- Avoid minimum sizing and overlapping
- Use dummy structures
- Same spacing in interconnects

#### Layout Strategies for circuit reliability (I)

- Electromigration
  - Electromigration is the transport of material caused by the gradual movement of the ions in a conductor due to the momentum transfer between conducting electrons and diffusing metal atoms
  - Dependent on:
    - Temperature
    - o Current density
    - Conductor Shape
    - Material



#### Layout for reliability: Electromigration

- Exist technological preventive measures
  - Type of metal layer (Cu better than Al)
  - Oxidation (better over field oxide)
  - Use of protective overcoats
- Width of interconnections: M µm/mA
   Typical M: between 1 and 0.5
- Maximum current per contact and vias

#### Layout Strategies for circuit reliability (II)

- Latch-up
  - A latchup is the inadvertent creation of a <u>low-impedance</u> path between the power supply rails of an electronic component, triggering a <u>parasitic device</u>, which then acts as a short circuit, leading to malfunctioning of the part and perhaps even its destruction with the overcurrent



#### Layout for reliability: Latch-up

- Activation:
  - If voltages higher than VDD
  - If voltages lower than GND
  - If currents through the well/substrate
  - I/O Circuitry more sensitive
- Elimination of minority carriers
  - Guard rings
  - Biased with low resistances
- Reduce beta parasitic transistors. Reduce forward bias resistance



#### Layout for reliability: Latch-up

Reduce forward bias resistance:







## Layout Strategies for circuit reliability (III)

 CMP
 Chemical Mechanical Polishing or Chemical Mechanical Planarization
 Removal any irregular topography
 Surface within the depth of field of a photolithography system.

#### Layout for reliability: CMP

- Example: MOSIS 0.25
  - ITSMC)
- Design rules:
  - Minimum % coverage of
  - Metal layers
  - Polysilicon layers
  - Capacitor Layers





#### Layout for reliability: CMP

- 1. Orientation of dummy pattern should be perpendicular to previous layer
  - 2. Top layer should have larger dummy pattern

Example: 4-metal technology



#### Layout for reliability: CMP

· Patterns generated automatically by the foundry

• User has masks to define areas that will NOT be filled with patterns (Ex: inductors, capacitors, test structures, etc)

Example in a 0,18  $\mu m$  technology:



#### Layout for reliability: CMP

Example of Transmission line in M7 with dummy metals below :



Open question: How do dummy metal fills affect transmission lines and passives ?



#### Layout for reliability: CMP

- Slots
  - Act both as stress releasers and to minimize dishing
  - Slots in metals W> Value (tech. dependent)
  - Possible library of components
    - Corners
    - Pads





AM.C.1	Minimum slots spacing between neighbor layers			
	(i.e.: MET1 / MET2, MET2 / MET3, MET3 / MET4)			
AM.C.2	Minimum slot to inner metal edge spacing			
AM.C.3	Minimum slot to outer metal edge spacing			
AM.W.2	Minimum width of METx connected to wide METx with slots No slot is allowed opposite this metal			
AM.R.1	Starting position of parallel slots should be staggered.			
AM.R.2	Slot must be parallel to the current direction.			

 $w = 2 \ \mu m, \ t = 0.5 \ \mu m$  Cu line

#### Layout Strategies for circuit reliability (IV)

#### Antenna Effects or Plasma-Induced damage

 The "Antenna Rules" deal with process induced gate oxide damage. Reactive ion-etching may induce charges to exposed polysilicon and metal structures. If these structures are connected to gates (and not to diffusion), they may develop potentials sufficiently large to cause Fowler Nordheim current to flow through the thin oxide



#### Layout for reliability: Antenna

- Vulnerability depends on ratio between periphery/area of trapping material to gate area
- Fab. 1: Rules Poly and metal layers (including contacts)
  - Max perimeter ratio of field poly to active poly
  - Max perimeter ratio of floating metals to active poly
  - Max drawn area of CO vs. Active Poly

#### Poly and Metal ratio definition

$$ratio = \frac{2[(L1+W1)\cdot Z1]}{W2\cdot L2}$$

#### Contact and via ratio definition

$$ratio = \frac{\text{Contact(Via) area}}{W2 \cdot L2}$$

#### Layout for reliability: Antenna

- Fab. 2
  - Maximum floating (Poly,Metal) Edge area ratio to active area ratio.



Use of "leakers" and metal jumpers

#### Layout Strategies for circuit reliability (V)

- ESD
  - Electrostatic Discharge
  - Damage in dielectrics due to IC manipulation (mainly gate oxide)



#### Example of RF PAD without diodes



#### References

- The art of Analog Layout, 2nd Edition. Alan Hastings. Ed. Prentice Hall
- Nano-CMOS Circuit and Physical Design. B.P. Wong et al. Wiley-Interscience, IEEE Press
- CMOS Circuit Design, Layout and Simulation. R. J. Baker. Wiley IEEE Press
- Layout of Analog and Mixed Analog-Digital Circuits. Franco Maloberti.
- http://www.wikipedia.org/